27.0CT.2003 19:46 No.962 P.29





FIG. 2 (PRIOR ART)



P.31

FIG. 3 (PRIOR ART)




FIG. 4 (PRIOR ART)




FIG. 5




FIG. 6 ノ520 CELL AREA **/610** GLOBAL FIRST CELL BLOCK 6112A BIT LINE LOCAL SENSE AMPLIFIER UNIT 505 61AA LOCAL SENSE AMPLIFIER CONNECTION UNIT /BL ∠616 CELL ARRAY BL\_ 61|4B /BL **1580** LOCAL SENSE AMPLIFIER CONNECTION UNIT CONTROL 612B BLOCK LOCAL SENSE AMPLIFIER UNIT **/550** GLOBAL BIT LINE CONNECTION UNIT SECOND CELL BLOCK 622B **620** LOCAL SENSE AMPLIFIER UNIT 626 **CELL ARRAY** 622A LOCAL SENSE AMPLIFIER UNIT

27.0CT.2003 19:48 NO.962 P.34

FIG. 7





FIG. 8



< INTRA CELL BLOCK DATA ACCESS>

FIG. 9






FIG. 10








FIG. 13A




FIG. 138




FIG. 130




FIG. 130





FIG. 14



27.0CT.2003 19:50 NO.962 P.45

FIG. 15




FIG. 16




FIG. 17







FIG. 18



27.0CT.2003 19:51 No.962 P.49

FIG. 19








FIG. 22




FIG. 23






FIG. 24



 $b_a + b_1$  : Fow cycle time of the prior art  $a_4 + b_0$  : fow cycle time of the present invention

FIG. 25






FIG. 27






FIG. 28




A CONYERSION TIME OF THE CELL BLOCK ADDRESS AND A FORCED PRECHARGE TIME



S : A CONVERSICN TIME OF THE CELL BLOCK ADDRESS AND A FORCED PRECHARGE TIME

FIG. 30



27.0CT.2003 19:53 NO.962 P.60

FIG. 31





FIG. 32



: CONVERSION TIME OF CELL BLOCK ADDRESS A: FORCED PRECHARGE

27.0CT.2003 19:54 No.962 P.62

FIG. 33






FIG. 34



ROW CYCLE TIME OF THE PRIOR ART 03 GF THE 800 WL3 OF THE BLO OUT & RES DO SEL WL3 189 02 CF THE BL1 RDZ\_D **OUT & RES D2** WL2 CF BL1 SEL WL2 (PLO,WL3) 2 EBT\_UP5 INTW4 전 표 표 8년 SEL WL1 **E** RES DI WLI OFTHE BL1 FD6 D മ (BIO.WL2) SM IN EBT\_UP4 SEL WLD RES DO 200 OUT 01 1200F THE 8CL ROS 0 5 WLD OF BLI (BLO.WLI 贤 03 OF THE BLO の関係 OUT D0 3 WL3 OF THE 8L0 304 D **OUT & RES 03** 支 SEL WL3 (BLO, WLO) D2 OF THE BLO EBI\_UP3 \$ SEL WLO OUT DO 2 ಝ WL2 OF BL0 ROW CYCLE TIME OF THE PRESENT INVENTION (BLO, M.3) **833** SEL WL2 OUT D2 EBT\_UP2 010F 元 8ED 8 RES DI **参** R02\_0 WLI OF THE BLO  $\simeq$ (BLO.WL2) **RD2** DO OF: THE BLO R021 EBI\_UPI RES DO IN WLO SEL WL1 000 = WLO OF BLO (BLO,WLI) SEL WLD 00 TUO 즕 <del>8</del> 8 皇 2 900 펎 (BLO,WLO) දු 2 A CONVERSION TIME OF \_\_ THE CELL BLOCK ADDRESS ADDRESS AND A FORCED PRECHARGE TIME OPERATING PERIOD OUTPUTTED DATA -FIRST UNIT CELL BLOCK-SECOND UNIT CELL BLOCK READ INSTRUCTION (LOGICAL CELL BLOCK ADDRESS) INSTRUCTION FIG. 35

3 : A CONVERSION TIME OF THE CELL BLOCK ADDRESS AND A FORCED PRECHARGE TIME





 $b_0+b_1$  (FRC) : ROW CYCLE TIME OF THE PRIOR ART  $b_0$  1/2(LRC) : ROW CYCLE TIME OF THE PRESENT INVENTION